We use a new hydrogenated amorphous silicon ͑a-Si:H͒ device structure, the gated-four-probe a-Si:H thin-film transistor ͑TFT͒, to investigate the intrinsic channel characteristics of inverted-staggered a-Si:H TFTs without the influence of source/drain series resistances. The experimental results have shown that, for the conventional a-Si:H TFT structure, the field-effect mobility, threshold voltage, and field-effect channel conductance activation energy have a strong dependence on a-Si:H thickness and TFT channel length. On the other hand, for the gated-four-probe a-Si:H TFT structure, these values are a-Si:H thickness and TFT channel length independent, clearly indicating that this new a-Si:H TFT structure can be effectively used to measure the channel intrinsic properties of a-Si:H TFTs.
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Among the existing hydrogenated amorphous silicon ͑a-Si:H͒ thin-film transistor ͑TFT͒ structures, the n-channel inverted-staggered TFT structure is the most popular in active-matrix liquid-crystal displays ͑AMLCDs͒ and image sensors. 1 In this n-channel inverted-staggered TFT structure, the gate electrode is separated from the source and drain electrodes by a gate insulator ͑amorphous silicon nitride͒, an intrinsic a-Si:H, and a phosphorus-doped (nϩ) a-Si:H layer. Under a positive above-threshold gate bias, an accumulation layer of electrons is induced to form a conducting channel near the a-Si:H/amorphous silicon nitride (a-SiN x :H) interface. Because of such inverted-staggered structure, the electrical performance of a-Si:H TFTs is determined by two factors: the intrinsic channel characteristics and parasitic series resistances. The characteristics of the intrinsic channel are mainly determined by the electronic quality of a-Si:H/a-SiN x :H interface, a-Si:H bulk, and backchannel interface. On the other hand, the properties of parasitic resistances are affected by the quality of contacts between source/drain metal and nϩ a-Si:H, intrinsic a-Si:H and nϩ a-Si:H film thickness, and gate-to-source/drain electrode overlap. The existence of parasitic series resistances makes it difficult to accurately determine a-Si:H TFT intrinsic characteristics such as field-effect mobility ( FE ) and threshold voltage (V T ) for optimized a-Si:H bulk material and a-Si:H/a-SiN x :H interface. To study the intrinsic performance of a-Si:H TFTs, the effects of source/drain series resistances must be excluded.
We previously reported a new structure-the gated-fourprobe ͑GFP͒ a-Si:H TFT-to accurately measure the intrinsic characteristics of a-Si:H TFTs. 2 In the GFP a-Si:H TFT structure, two additional narrow probes are placed between the source and drain electrodes of a conventional invertedstaggered a-Si:H TFT to sense the voltage difference along the conducting channel. By correlating this voltage difference with the source/drain current induced by the applied gate bias, the a-Si:H TFT intrinsic channel characteristics for electron conduction can be measured without the influence of source/drain series resistances. In a previous study, 3 we employed a two-dimensional device simulator to predict the electrical characteristics of the new GFP a-Si:H TFT structure. The simulation results indicated that the effect of series resistances can be excluded in GFP a-Si:H TFTs, and determination of the intrinsic characteristics of a-Si:H TFTs is possible with this new structure.
In this letter, we present experimental results for conventional inverted-staggered and GFP a-Si:H TFTs structures, which were fabricated at the same time on glass substrates ͑Corning 7059F͒. A 1500 Å thick chromium ͑Cr͒ layer was first deposited by sputtering and patterned to form the gate electrode. Following the gate electrode formation, a 3000 Å thick a-SiN x :H gate insulator, intrinsic a-Si:H channel layer ͑having thicknesses of 1500 and 3000 Å͒, and 500 Å thick nϩ a-Si:H layer were deposited consecutively by plasmaenhanced chemical vapor deposition. A 2000 Å thick Cr layer was then deposited by sputtering and patterned as source/drain electrodes and, for GFP TFTs, two additional narrow probes have been added. After the source/drain/probe patterning, a dry back-channel-etch process was used to remove the nϩ a-Si:H using the patterned source/drain electrodes as the mask. Hence, by using the GFP a-Si:H TFT structure, intrinsic field-effect mobility and intrinsic threshold voltage can be extracted from this equation without the influence of source/ drain series resistances. The field-effect channel conductance activation energy (E A ) at different gate voltages was obtained from the slope of the Arrhenius ln(G) vs T Ϫ1 plot, as GϷG 0 exp(ϪE A /kT), where G 0 is a constant, k is the Boltzmann constant, and T is the absolute temperature. Figure 1 shows the GϪV GS and GЈϪV GS Ј characteristics in the linear region obtained for both a-Si:H TFT and GFP a-Si:H TFT structures having a-Si:H layers 1500 and 3000 Å thick. By fitting the experimental data to the above equations, we obtained for GFP a-Si:H TFTs the intrinsic fieldeffect mobility of about 0.85 cm 2 /V s. An effective gate bias, Fig. 1 to offset the effect of back-interface defect states on the threshold voltage; V T is 2.5 and 6 V for TFTs with 3000 and 1500 Å a-Si:H films, respectively. As can be seen in Fig. 1 , a thicker a-Si:H layer ͑3000 Å͒ causes a stronger reduction in the source-drain conductance of a-Si:H TFTs at higher gate voltages, indicating that a thicker a-Si:H layer introduces a higher device series resistance. However, for GFP a-Si:H TFTs, the GЈϪ(V GS Ј ϪV T ) characteristics are nominally independent of a-Si:H film thickness, indicating that the effect of TFT series resistances has been excluded in this structure, which is consistent with the simulated data. 3 The GϪV GS and GЈϪV GS Ј characteristics for a-Si:H TFTs and GFP a-Si:H TFTs having different channel lengths ͑L or LЈ͒ are shown in Fig. 2 . For a-Si:H TFTs in the linear region, a lower conductance is observed for a shorter channel length TFT. Again, this is due to the effect of source/drain series resistances, which becomes stronger in a-Si:H TFTs with shorter channel lengths. 4 For GFP a-Si:H TFTs, no substantial channel length dependence is observed in the GЈ ϪV GS Ј characteristics. Figure 3 shows the evolution of the field-effect mobilities and threshold voltages, extracted from Fig. 2 , with channel lengths for both conventional a-Si:H TFTs and GFP a-Si:H TFTs. As predicted by the numerical simulation, 3 no dependence on channel length is observed for GFP a-Si:H TFTs. For a-Si:H TFTs, a strong dependence on channel length is observed, where longer channel length devices have higher extracted field-effect mobilities. This result clearly illustrates that the GFP a-Si:H TFT structure can effectively eliminate the effect of series resistances and provide the intrinsic device properties.
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The field-effect channel conductance activation energy (E A ) is associated with the position of the Fermi level (E F ) in a-Si:H that can be changed by gate biases. Its evolution with V GS was used to calculate the density of states in a-Si:H TFTs. 5 Therefore, it is critical to know the exact E A values at different gate biases. As shown above, the series resistance has a significant effect on the overall source-to-drain conduction characteristics, especially for shorter channel length TFTs. It is expected, therefore, that series resistances will influence the determination of E A values, and the extent of that influence depends on the a-Si:H film thickness and the channel length.
6 Figure 4 shows the evolution of E A with In this letter we have shown the experimental results for GFP a-Si:H TFTs that confirm our previous numerical simulation 3 indicating that GFP a-Si:H TFTs are immune to the influence of source/drain series resistances. This work clearly demonstrates that the GFP a-Si:H TFT structure is a very useful tool for optimization and control of the intrinsic performance of a-Si:H TFTs during AMLCD fabrication.
